새로운 프로그램을 위한 혁신적이며, 협업이 가능한 동기화된 프로그램 관리
항공 우주 및 방위
새로운 프로그램을 위한 혁신적이며, 협업이 가능한 동기화된 프로그램 관리산업 자세히 보기
자동차 및 운송
Integration of mechanical, software and electronic systems technologies for vehicle systems산업 자세히 보기
소비재 및 소매업
통합된 포뮬레이션, 패키징 및 제조 프로세스의 효율적인 관리를 통한 제품 혁신산업 자세히 보기
전자 기기 및 반도체
신제품 개발 시 데이터를 활용하여 품질과 수익성을 개선하고 시장 출시 기간을 단축하며 비용 절감산업 자세히 보기
에너지 및 공공 시설
Supply chain collaboration in design, construction, maintenance and retirement of mission-critical assets산업 자세히 보기
산업용 기계 및 중장비
Integration of manufacturing process planning with design and engineering for today’s machine complexity산업 자세히 보기
Insurance & Financial
Visibility, compliance and accountability for insurance and financial industriesExplore Industry
조선 및 해양
미래형 선박(future fleet) 개발 비용의 지속적인 절감을 위한 조선분야의 혁신산업 자세히 보기
Media & Telecommunications
Siemens PLM Software, a leader in media and telecommunications software, delivers digital solutions for cutting-edge technology supporting complex products in a rapidly changing market.Explore Industry
의료 기기 및 제약
시장 요구사항의 충족과 비용 절감을 위해 디지털화를 통한 "개인 맞춤형 제품 혁신"산업 살펴보기
Faster time to market, fewer errors for Software DevelopmentExplore Industry
Small & Medium Business
Remove barriers and grow while maintaining your bottom line. We’re democratizing the most robust digital twins for your small and medium businesses.Explore Industry
Siemens Digital Industries Software Mentor’s Questa verification solution helps Leonardo accelerate aerospace FPGA development
Mentor, a Siemens business, announced today that Leonardo has accelerated its field programmable gate array (FPGA) design cycle, using advanced verification techniques made possible with the Questa™ verification solution.
Leonardo is among the top ten global players in Aerospace, Defense and Security. Mentor’s Questa provides a comprehensive, best-in-industry verification solution for integrated circuit (IC) design and verification.
Leonardo has been using Mentor’s Questa SystemVerilog verification solution, applying the Universal Verification Methodology (UVM) framework and Questa Verification IP (QVIP) to the design, verification and validation (V&V) of highly complex avionics interfaces. Results achieved to date indicate an acceleration of the design, V&V and system integration phases of a key product.
Incorporation of the UVM framework, QVIP and Verification Run Manager into a Jenkins software-based environment has extracted further value from the toolkit, enabling automated reverification of designs, post modification.
Electronically scanned array radar systems contain a multitude of central processing units (CPUs) and FPGAs, spread across several subsystems, with the FPGAs implementing control, digital signal processing (DSP) and communication functions. “Designing a complex system like this is a daunting task, especially when you take into account the tight schedule demanded by today’s fast-paced marketplace,” said Iain Wildgoose, vice president of Engineering, Radar and Advanced Targeting for Leonardo’s Airborne and Space Systems Division. “The reuse and scalability that the UVM framework and QVIP delivered, combined with the support to the adoption process provided by Mentor consultants and application engineers, were key enablers to successful design and integration.”
Mentor QVIP provides an easy-to-use library of verification IP for more than 40 standard protocols and 1,700 memory devices. QVIP includes checkers and coverage, plus a comprehensive set of stimulus sequences for the protocols. Adoption of QVIP IP for the standard interfaces enabled Leonardo to focus on the unique specifics of the company’s design. QVIP and the UVM framework — a set of base classes layered on top of UVM — have enabled Leonardo to increase code coverage significantly in a short period of time.
With Mentor’s UVM framework, test bench creation time is reduced, as is the interpretation of test bench results, through abstraction of this task to a higher level. Leonardo was able to deploy Questa across projects to accelerate test bench development and efficient coverage closure. After these initial successes, Leonardo is now deploying the UVM framework to other projects across the company.
“Increasingly complex FPGA designs demand reusable and scalable verification solutions that accelerate development and increase overall quality,” said Ravi Subramanian, vice president and general manager, IC Verification Solutions Division at Mentor. “The Questa solution, coupled with the UVM framework and QVIP, reduces testbench and VIP development time by automatically generating project test benches. Our industry-leading application engineers, consultants, and online resources enable easy adoption of these techniques that will pay dividends for many projects to come.”