새로운 프로그램을 위한 혁신적이며, 협업이 가능한 동기화된 프로그램 관리
항공 우주 및 방위
새로운 프로그램을 위한 혁신적이며, 협업이 가능한 동기화된 프로그램 관리산업 자세히 보기
자동차 및 운송
Integration of mechanical, software and electronic systems technologies for vehicle systems산업 자세히 보기
소비재 및 소매업
통합된 포뮬레이션, 패키징 및 제조 프로세스의 효율적인 관리를 통한 제품 혁신산업 자세히 보기
전자 기기 및 반도체
신제품 개발 시 데이터를 활용하여 품질과 수익성을 개선하고 시장 출시 기간을 단축하며 비용 절감산업 자세히 보기
에너지 및 공공 시설
Supply chain collaboration in design, construction, maintenance and retirement of mission-critical assets산업 자세히 보기
산업용 기계 및 중장비
Integration of manufacturing process planning with design and engineering for today’s machine complexity산업 자세히 보기
Insurance & Financial
Visibility, compliance and accountability for insurance and financial industriesExplore Industry
조선 및 해양
미래형 선박(future fleet) 개발 비용의 지속적인 절감을 위한 조선분야의 혁신산업 자세히 보기
Media & Telecommunications
Siemens PLM Software, a leader in media and telecommunications software, delivers digital solutions for cutting-edge technology supporting complex products in a rapidly changing market.Explore Industry
의료 기기 및 제약
시장 요구사항의 충족과 비용 절감을 위해 디지털화를 통한 "개인 맞춤형 제품 혁신"산업 살펴보기
Faster time to market, fewer errors for Software DevelopmentExplore Industry
Small & Medium Business
Remove barriers and grow while maintaining your bottom line. We’re democratizing the most robust digital twins for your small and medium businesses.Explore Industry
Siemens Digital Industries Software Samsung’s 8LPP process reference flow leverages Mentor Tessent tools for large design test-time savings
Mentor, a Siemens business, today announced that Samsung Electronics Co., Ltd., has certified the Mentor Tessent® products for Samsung Foundry’s 8-nanometer (nm) LPP (Low Power Plus) process. These tools provide dramatic design and test time improvements for very large designs targeting markets such as mobile communications, high-speed network/server computing, cryptocurrency, and autonomous driving.
Very large designs in today’s leading semiconductor devices can suffer from requiring large compute resources, and pattern-generation times that are too long or are being performed too late in the design flow. The Tessent TestKompress® tool solves these issues by providing automated capabilities with a hierarchical design-for-test (DFT) methodology. The Samsung Foundry Solutions reference flow includes TestKompress scan compression logic and Tessent ScanPro on-chip clock controllers automatically inserted early in the register transfer level (RTL) design stage. Tessent TestKompress is used to create patterns at the core-level, early in the design flow as soon as the core design is ready. These patterns are directly reused and retargeted to the full chip design automatically. As a result, compute resources for automatic test pattern generation (ATPG) and ATPG run times can be improved by an order of magnitude. A full device netlist is not needed in the Tessent hierarchical DFT flow.
“Of those processes introduced before the EUV era, our 8LPP is the best choice in terms of performance, power and area,” said Ryan Lee, vice president of Foundry Marketing at Samsung Electronics. “Our long-term collaboration with Mentor will make our 8LPP more attractive to our mutual customers. Mentor’s Tessent TestKompress hierarchical DFT solution is an example of a technology that will provide dramatic savings in test generation turnaround time.”
The Tessent TestKompress tool is used to share scan data inputs to design cores in MCP (Multi-Core Processor) designs. Sharing input pins enables higher levels of pattern compression, which correlates to lower production test costs. The Tessent Diagnosis and Tessent YieldInsight® tools are used to find systematic yield limiters and improve fabrication yields. These tools include automation to perform reverse-pattern mapping, so failing production patterns directly map to the hierarchical block to which they relate. Performing diagnosis on a targeted block improves diagnosis time and compute resource size by an order of magnitude.
“The larger and more complex designs that are made possible with Samsung Foundry’s 8LPP require additional DFT and automation to meet time-to-market and cost-of-test requirements,” said Brady Benware, director of marketing for the Tessent product family at Mentor. “Key capabilities in this reference flow, like hierarchical DFT, are being widely adopted in the industry and are essential for success with this new process technology.”
For more information on Tessent solutions, visit https://www.mentor.com/products/silicon-yield/tessent/.