새로운 프로그램을 위한 혁신적이며, 협업이 가능한 동기화된 프로그램 관리
항공 우주 및 방위
새로운 프로그램을 위한 혁신적이며, 협업이 가능한 동기화된 프로그램 관리산업 자세히 보기
자동차 및 운송
Integration of mechanical, software and electronic systems technologies for vehicle systems산업 자세히 보기
소비재 및 소매업
통합된 포뮬레이션, 패키징 및 제조 프로세스의 효율적인 관리를 통한 제품 혁신산업 자세히 보기
전자 기기 및 반도체
신제품 개발 시 데이터를 활용하여 품질과 수익성을 개선하고 시장 출시 기간을 단축하며 비용 절감산업 자세히 보기
에너지 및 공공 시설
Supply chain collaboration in design, construction, maintenance and retirement of mission-critical assets산업 자세히 보기
Construction, mining, and agricultural heavy equipment manufacturers striving for superior performanceExplore Industry
산업용 기계 및 중장비
Integration of manufacturing process planning with design and engineering for today’s machine complexity산업 자세히 보기
Insurance & Financial
Visibility, compliance and accountability for insurance and financial industriesExplore Industry
조선 및 해양
미래형 선박(future fleet) 개발 비용의 지속적인 절감을 위한 조선분야의 혁신산업 자세히 보기
Media & Telecommunications
Siemens PLM Software, a leader in media and telecommunications software, delivers digital solutions for cutting-edge technology supporting complex products in a rapidly changing market.Explore Industry
의료 기기 및 제약
시장 요구사항의 충족과 비용 절감을 위해 디지털화를 통한 "개인 맞춤형 제품 혁신"산업 살펴보기
Faster time to market, fewer errors for Software DevelopmentExplore Industry
Small & Medium Business
Remove barriers and grow while maintaining your bottom line. We’re democratizing the most robust digital twins for your small and medium businesses.Explore Industry
Siemens Digital Industries Software Mentor enhances tool portfolio for TSMC 5nm FinFET and 7nm FinFET Plus processes and Wafer-on-Wafer stacking technology
Mentor, a Siemens business, has announced that several tools in its Calibre® nmPlatform and Analog FastSPICE (AFS™) Platform have been certified by TSMC for the latest versions of TSMC’s 5nm FinFET and 7nm FinFET Plus processes. Mentor also announced it has updated its Calibre nmPlatform tools in support of TSMC’s Wafer-on-Wafer (WoW) stacking technology. These Mentor tools and TSMC’s new processes will enable mutual customers to more quickly deliver silicon innovations in high-growth markets.
“Mentor continues to increase its value to the TSMC ecosystem by offering more features and solutions in support of our most advanced processes,” said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. “By continuing to innovate leading-edge electronic design automation (EDA) technologies for our new processes, Mentor is again proving its commitment to TSMC and our mutual customers.”
Mentor’s enhanced tools for TSMC 5nm FinFET and 7nm FinFET Plus processes
Mentor worked closely with TSMC to certify various tools in Mentor’s Calibre nmPlatform – including Calibre nmDRC™, Calibre nmLVS™, Calibre PERC™, Calibre YieldEnhancer, and Calibre xACT™ – for TSMC’s 5nm FinFET and 7nm FinFET Plus processes. These Calibre solutions now have new measurements and checks including, but not limited to, supporting extreme ultraviolet (EUV) lithography requirements jointly defined with TSMC. Mentor’s Calibre nmPlatform team is also working with TSMC to address physical verification runtime performance by enhancing scalability of multi-CPU runs to improve productivity. Mentor’s AFS platform, including the AFS Mega circuit simulator, is also now certified for TSMC’s 5nm FinFET and 7nm FinFET Plus processes.
Mentor’s enhanced tools for TSMC’s WoW stacking technology
Mentor made enhancements to its Calibre nmPlatform tools in support of the WoW packaging. Enhancements include DRC and LVS signoff for dice with backside through-silicon vias (BTSV), interface alignment and connectivity checks for die-to-die as well as die-to-package stacking. Further enhancements include parasitic extraction on backside routing layers, interposers with through-silicon vias (TSVs), and interface coupling.
Calibre Pattern Matching for TSMC’s 7nm SRAM Array Examination Utility
Mentor worked closely with TSMC to integrate Calibre Pattern Matching into TSMC’s 7nm SRAM Array Examination Utility. This flow helps customers to ensure their SRAM implementations are constructed to meet process requirements. This automation enables customers to tape out successfully. The SRAM Array Examination Utility is available to TSMC’s customers for 7nm production.
“TSMC continues to develop innovative silicon processes that enable our mutual customers to bring to market many of the world’s most advanced ICs,” said Joe Sawicki, vice president and general manager of the Design-to-Silicon Division at Mentor, a Siemens business. “We, at Mentor, are proud to not only lead the way in certifying our platforms for TSMC’s latest processes, we are also proud of our close partnership with TSMC in developing new technologies that help customers achieve production silicon faster.”
To learn more, visit Mentor at booth #408 at TSMC’s Technology Symposium on May 1, 2018 at the Santa Clara Convention Center in Santa Clara, California.