새로운 프로그램을 위한 혁신적이며, 협업이 가능한 동기화된 프로그램 관리
항공 우주 및 방위
새로운 프로그램을 위한 혁신적이며, 협업이 가능한 동기화된 프로그램 관리산업 자세히 보기
자동차 및 운송
Integration of mechanical, software and electronic systems technologies for vehicle systems산업 자세히 보기
소비재 및 소매업
통합된 포뮬레이션, 패키징 및 제조 프로세스의 효율적인 관리를 통한 제품 혁신산업 자세히 보기
전자 기기 및 반도체
신제품 개발 시 데이터를 활용하여 품질과 수익성을 개선하고 시장 출시 기간을 단축하며 비용 절감산업 자세히 보기
에너지 및 공공 시설
Supply chain collaboration in design, construction, maintenance and retirement of mission-critical assets산업 자세히 보기
Construction, mining, and agricultural heavy equipment manufacturers striving for superior performanceExplore Industry
산업용 기계 및 중장비
Integration of manufacturing process planning with design and engineering for today’s machine complexity산업 자세히 보기
Insurance & Financial
Visibility, compliance and accountability for insurance and financial industriesExplore Industry
조선 및 해양
미래형 선박(future fleet) 개발 비용의 지속적인 절감을 위한 조선분야의 혁신산업 자세히 보기
Media & Telecommunications
Siemens PLM Software, a leader in media and telecommunications software, delivers digital solutions for cutting-edge technology supporting complex products in a rapidly changing market.Explore Industry
의료 기기 및 제약
시장 요구사항의 충족과 비용 절감을 위해 디지털화를 통한 "개인 맞춤형 제품 혁신"산업 살펴보기
Faster time to market, fewer errors for Software DevelopmentExplore Industry
Small & Medium Business
Remove barriers and grow while maintaining your bottom line. We’re democratizing the most robust digital twins for your small and medium businesses.Explore Industry
Siemens Digital Industries Software Mentor Graphics Adds ARM AMBA 5 AHB Verification IP to Mentor Enterprise Verification Platform
WILSONVILLE, Ore., November 10, 2015
Mentor Graphics Corporation (NASDAQ: MENT) today announced availability of verification IP (VIP) for the ARM AMBA 5 AHB on-chip interconnection specification. Available in the Mentor® Enterprise Verification Platform™ (EVP), this new VIP simplifies and speeds up the verification process for designers using Questa® simulation and Veloce® emulation to verify chip designs using the new specification.
As part of the Mentor® VIP library, the new VIP provides essential information for verifying designs using the interconnect specification—sequences, test plans, coverage and assertions for the memory types, and security and messaging features.
“The ARM AMBA 5 AHB specification defines on-chip connectivity that is area-efficient, low-latency, and low-power for ARM-based embedded and IoT solutions,” said Andy Nightingale, vice president of system IP marketing, systems and software group, ARM. “Mentor Graphics is providing verification IP to simplify development of interconnects for the next generation of ARM-based SoCs to meet the growing demand of the IoT and embedded markets."
The Mentor VIP library provides engineers with standard UVM SystemVerilog (SV) components using a common architecture across all protocols. This allows rapid deployment of multiple protocols within a verification team. Test plans, compliance tests, test sequences and protocol coverage are all included as SV and XML source code, allowing simple re-use, extension and customization. The Mentor VIP components also include a comprehensive set of protocol checks, error injection and debug capabilities.
“The ARM AMBA 5 AHB expands our industry-leading support for AMBA in the Mentor VIP library,” said Mark Olen, product manager, Design Verification Technology Division. “Combined with our EZ-VIP productivity package, the Mentor VIP library helps all ARM-based SoC designers and verification engineers identify bugs quickly and reduce overall time to market."
By providing AMBA 5 AHB VIP for use with Questa and Veloce platforms, the EVP helps designers debug block-to-block interactions in simulation, as well as fully verify system-level software running on virtual hardware using high-performance simulation acceleration. Questa simulation brings a complete interactive debug environment, Veloce emulation delivers the highest performance system-level verification throughput, and now both provide complete functional support of the AMBA 5 AHB specification.
Mentor verification IP is a key part of the EVP, which combines Questa® advanced verification solutions, Veloce emulation platform, and the Visualizer™ debug environment into a globally accessible, high-performance, datacenter resource. The Mentor EVP features global resource management that supports project teams around the world, maximizing both user productivity and total verification return on investment.
(Mentor Graphics and Questa are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)